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The c o n t r a c t  ob jec t ives  have remained t h e  63ffie a6 
t hose  ou t l ined  i n  the f i r s t  q u a r t e r l y  r e p o r t ,  
gene ra l  approach. 
s i z e  reduct ion of devices  has  made p o s s i b l e  a s i g n i f i c a n t  
reduct ion  i n  t h e  s i z e  of  the f i n a l  block,  W e  now 
a s  has  t h e  
However, development o f ' d e v i c e s  and 
a n t i c i p a t e  t h a t  the l o g i c  po r t ion  of t h e  b lock  w i l l  measure 
.275 by .225 of  an inch  and t h a t  the over  a l l  combination 
of t h e  l o g i c  acd output  switches w i l l  be a square .275"by 
.275". D e t a i l s  of t h e  s i z e  reduct ions  and the advantages 
gained by these  reduct ions w i l l  be given under t h e  
appropr i a t e  headings.  
. 
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PROJECT BREAKDGWN 
1 -  
. 
Because t h e r e  have been no changes i n  t h e  o b j e c t i v e s  o r  
general approach, t h e  p r o j e c t  breakdown shown i n  t h e  f i r s t  
q u a r t e r l y  r e p o r t  has  been maintained and progress  wi th in  
e'ach of  t h e s e  sub-headings w i l l  be t r e a t e d  sepa ra t e ly .  
Figure 1 i s  a PERT Diagram a s  of  1 November 1962. 
2 i s  a t a b u l a t i o n  of pa th  lengths  from t h i s  PERT Diagram 
and shows t h a t  t h e  longes t  pa th  on t h i s  p r o j e c t  has  been 
reduced by some 5 wee;.,, from t h a t  shown i n  t h e  f i r s t  qua r t -  
e r l y  r e p o r t ,  
r i d e  from t h e  t a r g e t  completion d a t e ,  however, because of 
t h e  t i g h t  c o n t r o l  being maintained, it i s  hopeu =hac t h i s  
can be reduced t o  a p o i n t  where d e l i v e r y  w i l l  be ori schedule.  
The sub-pro jec ts  w i l l  be t r e a t e d  i n  t h e  fol lowing o rde r :  
Figure 
This  i nd ica t ion  s t i l l  shows a 5 week over- 
t 
( a )  Logic design and confirmation.  
(b) Interconnect ion p a t t e r n  design.  
(c)  In te rconnec t icn  method des ign  and development. 
(d)  Output Switch ( ca l l ed  non-linear load swi tch)  
e l e c t r i c a l  and device  design.  
(e) Packaging cesign.  
( f )  P a r t i a l  systems f a b r i c a t i o n .  
(9) Overa l l  system f a b r i c a t i o n .  
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LOGIC D E S I G N  
The logic des ign  i s  now considered com2lete as 
i n d i c a t e d  i n  the f i r s t  q u a r t e r l y  r e p o r t .  f ~ l i  l o g i c a l  
o p e r a t i o n  w a s  obtained w i t ' n  i n t e g r a t e d  c i r c u i t r y  e lements  
and t h i s  i t e m  has now been d e l i v e r e d  f o r  eva lua t ion .  It 
h a s  been ucder e v a l u a t i o n  f o r  a per iod  of &out s i x  w e e k s  
and ope ra t ion  has been repor ted  as  s a t i s f a c t o r y .  The o n l y  
i t e m  on t h i s  l o g i c  n o t  covered i n  the f i r s t  q u a r t e r l y  
report w a s  a t e s t  run  t o  determine the  s e n s i t i v i t y  of t h i s  
l o g i c  t o  rise t i m e  o f  t h e  i n p u t  s i g n a l .  
DC coupled type  log-c,  rit appeared t h e o r e t i c a l l y  p o s s i b l e  
t o  d r i v e  it even from a s i n e  w a v e ,  This  p a r t i c u l a r  ;?ossi- 
b i l i t y  wds of i n t e r e s t  i n  no i se  f i l t e r i n g  for  t h  i n p u t  
s i g n a l .  Therefore, necessary tes ts  w e r e  run and it w a s  
found t h a t  ope ra t ion  w i t h  a s i n e  w a v e  i n p u t  w a s  e q z a i l y  good 
w i t h  t h a t  of a square wave i n p u t ,  t hus  p e r m l r t i n g  f i l t e r i n g  
of the 38.4 KC i n p u t  s i g n a l  i f  t h i s  should be dssired. 
Because t h i s  i s  
i 
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During the c u r r e n t  r epor t ing  pe r iod ,  the s i z e  and 
genera l  geomet-y of the double XAND g a t e s ,  w h i c h  are a 
standard product ion i t e m  and from which t h i s  u n i t  w i l l  
be assembled, has  been changed. 
i n  t h e  p o s s i b i l i t y  of forming t h i s  e n t i r e  u n i t  0;: a c h i p  
tha t  measures .275 by .275 inches.  The advaatages of the 
reduced  s i z e ,  from a mounting p o i n t  of view, a r e  Lremendous; 
however, becuase of t h e  change i n  geometry our o r i s h a 1  
in t e rconnec t ion  p a t t e r n  designs have become obso le t e .  
new geonetyy i s  shown i n  Figuze 3 and it w i l l  be noted t3a t  
as a p a r t  of t h i s  geometry the crossover  in t e rconnec t ion  
tubs  have been incllclded as  a p a r t  of t h e  o r i g i n a l  masking. 
This permit ted u s  to continue wi th  a new in t e rconnec t  
p a t t e r n  des ign  based 02 t h i s  p a r t i c u l a r  crossover  t u b  place-  
ment. This des ign  w a s  a t  f i r s t  concentrated i n t o  forming a 
b ina ry  counter  becduse f ive  such counters  a r e  requi red  a s  a 
p a r t  of  t h i s  p r o j e c t .  The exac t  phys i ca l  conf igu ra t ion  f o r  
forming t h e s e  counters  i n  t h e  f i n a l  product was no t  made; 
This  change has  r e s u l t e d  
The 
, i n s t e a d ,  a b i n a r y  p a t t e r n  w a s  designed f o r  a block of four  of  
these  double NANDs because t h i s  block of  foilr could r e a d i l y  
be mounted on a standard TO-5 type header f o r  tes t .  
r e s u l t i n g  p a t t e r n  i s  shown i n  Figure 4. 
o v e r a l l  l o g i c  wi th  t h i s  new geometry a r e  now i n  progress .  
The 
Designs f o r  t?ie 
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ItTTERCONNECTION METHOD D E S I G N  
Tes t : ;  on t h e  f e a s i b i l i t y  of us ing  t h e  s u b s t r a t e  t o  
c a r r y  t h e  ground mrre-r?t were e m p l e t e d ,  A group of P t ype  
wafers with  r e s i s t i v i t y  of -001 ohm cen t ime te r  and th i ckness  
of 4.5 m i l s  was used t o  grow e p i t a x i a l l y  a .2 ohm cent imeter  
P f i l m  of about 22 microns. Po in t  con tac t  t o  back p l ane  
r e s i s t a n c z s  of less than  oze ok;m w e r e  ob ta ined  w h i c h  
i n d i c a t e d  t h e  impedance would be low er,ough t o  peri-ait t h e  
r equ i r ed  c u r r e n t s  t o  flow. Effects of t h e  m u l t i p i e  c i r c u i t  
use of t h i s  ground were not  pursued a t  t h i s  t i m e  f o r  reasons  
g iven  below. 
Furthey t e s t s  of t h e  c rossover  method p rev ious ly  
descr ibed  w e r e  performed w i t h  f avorab le  r e s u l t s .  Values of 
r e s i s t a n c e  of less than  1 0  ohms w e r e  obtair,ed. 
I n  vicw of t h e  favorable  r e L u l t s ,  crossover  t u b s  were 
incorpora ted  i r , to  t h e  redes igns  of t h e  s t roke ,  now c a l l e d  
the "micro-stroke. 'I The advar,tages of t h i s  des ign  a re  giver. 
i n  another  s e c t i o n  of t h i s  r e p o r t ,  These devices  were icter- 
connected via the  cro6sovcr t u b s  and a s p e c i a l  mask to form 
t he  r P Q u i r C d  contac t@ ta f d m  a bindry e@jriti.ter: PErf3M&girrca 
'was e x c e l l e n t  w i th  t u b t  u s e d  f o r  ca r ry ing  s i g n a l  and power, 
proving the technique of interconriect ion under both  c o n d i t i m s .  
-9- 
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These r e s u l t s  ar,d accomplishments of t h e  h t e r c o n n e c t i o n  
ma t r ix  wi th  two planes, brought t h e  dec i s ion  t o  d iscont inue  
t h e  ground r e t u r n  throug? the  s u b s t r a t e  e f f o r t ,  This  w i l l  
e l imina te  t h e  need f o r  t h e  e p i t a x i a l  growth fo r  production 
u n i t s  
i 
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NON-LINEAR L09D SWITCH CESIGN 
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In the past quarter, more detailed analysis and first 
attempts at fabrication have been performed on the non-linear 
kaara awiLsw JICSS wnzptiiu$.i;rp gmww SUEPCY ~ y a ~ $ w n ~ 4 r e r .  #bg 
approximate schematic of the circuit to be realized is shown 
in Figure 5. 
complex structure that would be difficult to realize even in 
an optimized structure such as the one shown ir, Figure 6. 
For reasons of improved reliability and ease of fabrication, 
it was decided to construct t he  output drivers ir. two sections: 
the NPN portion ar,d the PNP, 
characteristics of both types of devices and increase the 
safety of-the design thus increasing reliability. 
Study of the device requirements yielded a 
This will allow optimization of 
Shown in Figure 7 is a cross section of the structure 
be used for fabrication of the NPN portion of the oGtput 
switch. 
through the process, 
isolation regions did not proceed as rapidly as expected, so 
adjustments in the process have been made to obtain the desired 
result. 
Several test wafers have been processed part way 
Checks made on these show that the 
Subsequent rurs are now in process. 
The fabrication of the PNP portion will be started follow- 
. in the confirmation of techniques in the NPN portion, 
proposed structure is shown in Figure 8. 
The 
&¶ 
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J,P.I;.  Ccntract Sa, 950237 
November i, i962 
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AL.  CONTACTS OXIDE 
A PROPOSED G M I F I E D  OUTPUT SWITCH DESIGN 
- 
F i g u r e  6 
I P SUBSTRATE 
F i g u r e  7 
HIGH VOLTAGE STROKE 
AL. CONTACTS 
PNP OUTPUT SWITCH LOAD 
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Figure  8 
J.P,L. C o n t r a c t  Ko.950237 
N o v e m b e r  1, 1962 
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Packaqe 
concepts have changed q u i t e  d r a s t i c a l l y .  
major f a c t o r s  i n  t h i s  change. 
r e p r e s e n t a t i v e s  of LPL during which mocrnting concepts f o r  t h e  
package w e r e  discussed and solvrtions worked o u t  which would 
permit acceptab le  mounting nethods,  and a t  t h e  same t i m e ,  
have c e r t a i n  advantages from t h e  semi-condcetor device p o i n t  
o f  view. 
inve r t ed  p o s i t i o n  wi th  the  l eads  emmerging f r o m  t'ne top and 
fanned o u t  t o  r ake  con tac t  t o  a p r in t ed  c i r c u i t  board. A pre- 
l iminary  &etch of t h i s  concept which invo le s  t h e  s i l i c o n  chip 
mounted i n  the p o r t i o n  of t h e  package w h i c h  i s  normally 
considered t o  be t h e  cap i s  shown i n  Figure 9. 
During t h i s  r e p r t i n g  per iod ,  our  packaging 
Two events  w e r e  
The f i r s t  was a meeting wi th  
This concept b a s i c a l l y  i s  t o  mount t h e  package i n  an 
The second important event  d m i n g  t h i s  r e s o r t i n g  per iod 
was t h e  br inging  of t h e  new Westixg3oi:se n ie ro-s t roke  i n t o  
product ion so t h i s  u n i t  could be used t o  form t'ne l o g i c  f o r  
t h i s  p r o j e c t .  
f o u r t h  t h a t  of t h e  old s t roke  and thus  permi ts  reducing t h e  
o v e r a l l  s i z e  of t'ne sub-system, and, t h e r e f o r e ,  chenges many 
o f  t h e  packaging concepts.  The p resen t  p ro jec t ed  s i z e  f o r  
t h e  e n t i r e  sub-system i s  - 2 7 5 "  x . 275"  and t h i s  p e r n l t s  r,ount- 
i n g  it i n  s To-2 s i z e  header.  An a r t i s t ' s  ske tch  of t h i s  
concept i s  s';.,own i n  F igure  10. 
The micro-stroke s i z e  i s  approximztely one 
-14- 
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Lead We!d axd D i e  A t t a c h  
ws1dil:g w i t h  multiple !.ires of very short  length  has  been 
zatained. f o r  
thermal matching are being made. 
the reduced s i z e  of t h e  chip requi red  t o  do  the sub-system 
tests w i l l  be made i n  the m a r  f u t u r e  t o  determine t h e  
f e a s i b i l i t y  of u s i n g  standard d i e  a t t a c h  methods. 
T11.c o r i g i n a l  concepts for lead 
B i e  a t t a c h  tests u s i n g  tungsteiz s u b s t r a t e s  
However, it i s  hoped t h a t  
... 
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J . P . L ,  Contract Eo. 950237 
November 1, 1962 
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J . P . L .  Contract No. 950237 
November 1, 1962 
Figure 10 
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With the mmple t ion  of the  b ina ry ,  i n  a d d i t i o n  t o  the 
advantages of  proving our  in t e rconnec t  method des ign ,  t h i s  
p a r t i c u l a r  combination of dual NAND g a t e s  c o n s t i t u t e s  t h e  
f i r s t  s t e p  i n  t h e  P a r t i a l  System Fabr i ca t ion .  
of t h e s e  u n i t s  has  been very s a t i s f a c t o r y .  
a t t a i n e d  i s  f a r  i n  excess  of t h a t  reqEired f o r  t h i s  p r o j e c t .  
Elowever, t h i s  does n o t  h u r t  t h e  p r o j e c t  i n  any way and t h e  
extra speed i s  a func t ion  of the smal l  geometry used, t he re -  
f o r e ,  t h e r e  i s  a d e f i n i t e  ga in  i n  mounting and i n  s i z e  f o r  
t h e  p r o j e c t  f r o m  t h i s  added speed. Typica l ly  these  b i n a r y  
coun te r s  rqn a t  about 4 1 / 2  megacycles as an upper speed 
l i m i t ,  t h e r e f o r e ,  they  have no problems a t  t h e  38.4 KC 
requirement of  t h i s  p r o j e c t .  
been made by t h i s  method, because t h i s  p a t t e r n  does n o t  
au tomat i ca l ly  connect f o r  t h a t ;  however, s i n g l e  s t a g e  counters  
have been made wi th  y i e l d s  as high a s  66% ac ross  a wafer.  
The ope ra t ion  
Tie speed 
N o  mult i -s tage counters  have 
A y i e l d  improvement program has  been i n  progress  dur ing  
t h e s e  t h r e e  months i n  order  t o  b r i n g  y i e l d s  i n t o  l i n e  wi th  
t h e  requirements f o r  the l a r g e  number of  dua l  s t r o k e s  i n t e r -  
; connected i n t o  a sinrle pa t t e rn .  These y i e l d  improvements 
-18- 
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have been brought about by new deposition techniques and 
have brought total yields fron something in the order of 
20% at die sort to levels in the 50 and 60% regior,s at die 
sort. 
completed and are in use on all manufacturing runs. 
al yield improvement, however, is expected as controls are 
tightened. 
reviewed, and tightened, and during this next three months 
period, we expect addtional significant yield improvements 
to take place. 
The changed processes to accomplish this are now 
Addition- 
These controls are constantly being observed, 
i 
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OVERALL SYSTEN FABRICATION 
OverFll system fabrication has not y e t  started. 
' 
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